Job Description
We are seeking a Senior Formal Verification Engineer with 8-10+ years of experience in semiconductor design verification and a strong focus on formal verification methodologies. The ideal candidate will have hands-on experience with Synopsys VC Formal and/or Cadence JasperGold, strong expertise in SystemVerilog Assertions (SVA) and formal property specification, and experience with FPV, connectivity checking, register verification, equivalence checking, and coverage analysis. The candidate should also be proficient in SystemVerilog, UVM, and scripting languages such as TCL, Python, or Perl for verification flow automation.
Skills & Keywords
Auto-detected from this job's description. Click any skill to find similar roles.
Your next great job is one click away
Join thousands of professionals finding verified U.S. jobs every day. Sign up free, set your preferences, and let opportunities come to you.
Jobs in USA is your premier destination for finding job opportunities across the United States. We connect job seekers with employers in various industries, locations, and experience levels. Discover your next career opportunity with our comprehensive job search platform.